2026-09-21 08:30 UTC
@gsuberland@chaos.social the architecture is pretty nuts, you have 125 GS/s over something like JESD204 into a dedicated chonky HBM FPGA per channel pair, but that’s then only hooked up to the outside world through a PCIe 3 x4 interface at ~~30 Gbit/s. I suspect the vintage epyc3000 CPU is the limiting factor here, I’d expect the FPGA to do at least PCIe 4 here.
Replies (1)
-
@jaseg@chaos.social 2026-09-21 08:32
@gsuberland@chaos.social also that price, at several k$ just for the acquisition FPGA and four of them being needed for eight channels you’re quickly into the 100 k$ MSRP range once you apply a typical profit margin for a new specialty product like that.